

# SYLLABUS

<b>Discipline name</b>	Digital Systems
<b>Profile</b>	Electronics and Telecommunications Engineering
<b>Specialization</b>	Telecommunications Technologies and Systems
<b>Code</b>	51322809
<b>Course leader</b>	Professor Sorin Hintea, Ph.D – <a href="mailto:Sorin.Hintea@bel.utcluj.ro">Sorin.Hintea@bel.utcluj.ro</a>
<b>Collaborators</b>	Assistant Gabor CSIPKES, Ph.D., <a href="mailto:Gabor.Csipkes@bel.utcluj.ro">Gabor.Csipkes@bel.utcluj.ro</a> Assistant Robert GROZA, <a href="mailto:Robert.Groza@bel.utcluj.ro">Robert.Groza@bel.utcluj.ro</a>
<b>Department</b>	Basis of Electronics
<b>Faculty</b>	Electronics, Telecommunications and Information Technology

Sem.	Type of discipline	Course	Applications			Course	Applications			Ind. study	TOTAL	Credits	Form of assessment
		[hours/week]				[hours/sem.]							
			S	L	P		S	L	P				
<b>4</b>	<b>Engineering</b>	<b>2</b>	<b>-</b>	<b>1</b>	<b>1</b>	<b>28</b>	<b>-</b>	<b>14</b>	<b>14</b>	<b>94</b>	<b>150</b>	<b>5</b>	<b>Exam</b>

<b>Acquired competences :</b>
<b>Acquired skills</b> (what the student is able to do):
After completing the discipline, the students will be able to:
<ul style="list-style-type: none"> <li>- understand the internal structure of digital circuits;</li> <li>- analyze digital circuits and understand their electrical parameters;</li> <li>- compensate the signal propagation and great capacities in digital circuits;</li> <li>- use the digital design principles and VHDL synthesis;</li> </ul>
<b>Acquired abilities:</b> (what type of equipment/instruments/software the student is able to handle)
After completing the discipline, the students will be able to:
<ul style="list-style-type: none"> <li>– develop average projects that contain combinational and sequential circuits</li> <li>– analyze and describe digital systems using the VHDL hardware language</li> <li>– to improve the performances of the digital structures</li> <li>– to use design environments for digital systems</li> <li>– to avoid the logic hazard</li> <li>– synthesize logic problems of various complexity</li> </ul>

<b>Prerequisites ( if necessary)</b>
logic functions; electronic switching circuits; analysis and synthesis of digital circuits;

<b>A. Course/Lecture</b> (course/lecture titles)	
<b>1</b>	Digital bipolar internal structures. TTL family and subdomains.
<b>2</b>	CMOS and NMOS digital integrated circuits. The inverter and fundamental gates .
<b>3</b>	Combinational and sequential circuits in CMOS VLSI technology
<b>4</b>	Performance analysis for CMOS circuits. Propagation times and power
<b>5</b>	Digital integrated VLSI circuits. Methods and examples.
<b>6</b>	ROM memories. Structures and internal configurations. Electrical and timing characteristics.
<b>7</b>	Dynamic and static RAM memories. Structures and characteristics.
<b>8</b>	Semiconductor memory applications. Connecting and extending the memory capacity
<b>9</b>	Arithmetical operations. Classical adders, subtractors and multiplying circuits in TTL and CMOS technology.
<b>10</b>	VLSI arithmetical circuits. Adders, subtractors and multiplying circuits in VHDL. Circuit design
<b>11</b>	Impulse generators. Monostables and circuits for processing the digital signals. Interface and display circuits
<b>12</b>	Programmable logic areas. PLA, PAL and FPGA structures
<b>13</b>	Computer aided design for digital circuits
<b>14</b>	The design of complex digital circuits. Digital VLSI circuits simulation and testing

<b>B1. Applications – Laboratory</b> (list of laboratories)	
<b>1</b>	TTL and CMOS families. Parameters and functioning.
<b>2</b>	Circuits with ROM and RAM memories
<b>3</b>	TTL and CMOS oscillators
<b>4</b>	Monostables and circuits for impulse processing
<b>5</b>	Logical hazard

# SYLLABUS

6	Digital integrated circuits interface
7	Laboratory tests. Redoing of missing laboratories
<b>Project</b> (project contents)	
1	Structure, organizing and contents of the project; Project themes: Frequncemeter for low frequencies, Clock dividers, Alarm clock, Taxi counter.
2	Block diagram of the project
3	Displaying types. Multiplexed and direct display.
4	Various ways of obtaining the clock signal; oscillators; programmable frequency dividers. Synchronous and asynchronous dividers.
5	Detailed design of functional blocks I.
6	Detailed design of functional blocks II.
7	Project presentation. Evaluation.

<b>C. Individual study</b> (reference study contents, synthesis materials, projects, applications etc.)						
2 synthesis reports						
6 sets of problems (the preparation part in every laboratory)						
3 sets of problems (course homework)						
Individual study structure	Course study	Problem solving, laboratory, project	Applications preparation	Examination time	Additional reference study	Total no. of individual study hours
Hours	28	46	7	3	10	94

<b>References</b> ( Textbooks, courses, laboratory manual, exercise book)						
1. A.E.A. Almaini. Electronic Logic Systems, Ed. Prentice Hall, 1994 (Department's library)						
2. John M Yarbrough: Digital Logic. Applications and Design, West Publishing Company, 1997 (Department's library)						
3. M.D. Ercegovac: Introduction to Digital Systems, Ed. JohnWiley&Sons, 1999 (Department's library)						
4. J. M. Rabaey :Digital Integrated Circuits, 2nd edition, John Willey, 2002 (Department's library)						
5. Marcovitz: Introduction to Logic Design, McGraw Hill, New York, 2005						
6. Morris Mano, Michael Ciletti: Digital Design, Prentice Hall, SUA, 2007						
7. Ben Cohen: VHDL. Coding Styles and Methodologies, an in-depth tutorial, Kluwer Academic Publishers, USA, (Department's library)						

<b>Final evaluation</b>	
Evaluation method	Written exam (E): problem solving (80%) and theoretical subjects (20%).
Mark components	Exam (E: 0...10 points); Laboratory (L: 0...10 points); Project (P: 0...10 points);
Mark computation	$M = 0.5E + 0.2L + 0.3P$ . Pass if: $E \geq 4$ and $L \geq 4$ and $P \geq 4.5$

**Course leader,**

Professor Sorin HINTEA, Ph.D.